



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/741,525	12/19/2000	Ebrahim Abedifard	400.063US01	6429

7590

08/14/2003

FOGG SLIFER & POLGLAZE, P.A.

Attn: Thomas W. Leffert

P.O. Box 581009

Minneapolis, MN 55402

EXAMINER

TRAN, THIEN F

ART UNIT

PAPER NUMBER

2811

DATE MAILED: 08/14/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

CH

Office Action Summary	Application No.		Applicant(s)	
	09/741,525		ABEDIFARD, EBRAHIM	
	Examiner		Art Unit	
	Thien Tran		2811	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on 27 May 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-65 is/are pending in the application.
- 4a) Of the above claim(s) See Continuation Sheet is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2,10-14,16-18,23-25,28,29,31-35,38,39,41-46,48,54,58,61,62,64 and 65 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ | 6) <input type="checkbox"/> Other: _____ |

Continuation of Disposition of Claims: Claims withdrawn from consideration are 3-9,15,19-22,26,27,30,36,37,40,47,49-53,55-57,59,60 and 63.

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 1-2, 10-14, 16-18, 23-24, 41-42, 44-46, 48, 54 are rejected under 35 U.S.C. 102(a) as being anticipated by Wang (USPN 6,091,101).

Wang discloses a floating gate memory cell (Fig. 7) comprising a gate stack having a control gate layer 123 and having a floating gate layer 125 interposed between the control gate layer and a first semiconductor region 105 having a first conductivity type (p-type); a drain region 119 in the first semiconductor region, wherein the drain region has a second conductivity type (n-type) different from the first conductivity type; and a source region 117 in the first semiconductor region and having the second conductivity type; wherein the source region is coupled to a second semiconductor region 103 underlying the first semiconductor region; wherein the second semiconductor region has the second conductivity type; and wherein the second semiconductor region 103 isolates the first semiconductor region 105 from other semiconductor regions having the first conductivity type.

Regarding claims 2, 18, 45 and 46, a vertical upper portion of the region 103 adjacent the source region 117 is characterized as a conductive source-line contact.

Art Unit: 2811

Therefore, the source region 117 is coupled to the second semiconductor region (lower well region 103) through a conductive source-line contact.

Regarding claims 10, 23, the source-line contact comprises a conductive fill material formed on sidewalls and a bottom of a contact hole and wherein the sidewalls of the contact hole are defined by the first semiconductor region (upper well region 105) and the bottom of the contact hole is defined by an exposed portion of the second semiconductor region (lower well region 103).

Regarding claims 11 and 24, the source line contact comprises a conductive material 103 including an implanted conductively-doped region having the second conductivity type.

Regarding claims 13 and 44-46, the first semiconductor region 105 is enclosed in the second semiconductor region 103 of n-type.

Regarding claim 14, the gate stack is overlying an upper well region 105 of p-type; a portion of region 117 adjacent a lower well region 103 of n-type is characterized as a source line contact extending from the source region 117 to a lower well region 103; and the upper well region 105 is formed in the lower well region 103.

Regarding claims 16 and 54, Wang discloses a tunnel dielectric layer 107 overlying an upper well region 105 of p-type; a floating gate layer 125 overlying the tunnel dielectric layer; an intergate dielectric layer (113, 121) overlying the floating gate layer; a control gate layer 123 overlying the intergate dielectric layer.

Regarding claim 17, the tunnel dielectric layer 107 is overlying and in contact with the upper well region 105, wherein the floating-gate layer 125 is overlying and in

contact with the tunnel dielectric layer, wherein the intergate dielectric layer (113, 121) is overlying and in contact with the floating-gate layer, and wherein the control-gate layer 123 is overlying and in contact with the intergate dielectric layer.

Regarding claims 41 and 42, region 105 is the well region having a first conductivity type and region 103 is the interposing well region having a second conductivity type.

Regarding claim 48, the source line contact (vertical upper portion of region 103) extends from only one n-type source region 117 to the n-well 103.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 25, 28-29, 31-35, 38-39, 58, 61-62 and 64-65 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wang (USPN 6,091,101) in view of Wang et al. (USPN 5,553,018).

The memory device of Wang discloses a substrate 101 having a first conductivity type (p-type) but does not explicitly disclose a plurality of word lines; a plurality of bit lines, a plurality of memory cells arranged in rows and columns with word lines coupled to rows of memory cells and bit lines coupled to columns of memory cells. It is conventional that a Flash memory device comprises a plurality of word lines, a plurality of bit lines, and plurality of memory cells arranged in rows and columns with word lines

Art Unit: 2811

coupled to rows of memory cells and bit lines coupled to columns of memory cell as shown for example by Wang et al. (see Fig, 2A), wherein a control gate layer is coupling to one of the plurality of word lines and a drain region is coupling to one of the plurality of bit lines. Therefore, forming the memory device of Wang comprising a plurality of word lines, a plurality of bit lines, a plurality of memory cells arranged in rows and columns with word lines coupled to rows of memory cells and bit lines coupled to columns of memory cells, wherein a control gate layer is coupling to one of the plurality of word lines and a drain region is coupling to one of the plurality of bit lines would have been prima facie obvious.

Regarding claims 28-29, 38-39, 61-62, each source-line contact extends through only one source region.

Regarding claims 33, 34, a first well region and a third well region are the same well region 105; a second well region and a fourth well region are the same well region 103. The array of memory cells in Wang is considered as having two blocks of memory cells.

Regarding claim 35, each control-gate layer coupled to each word line of the first plurality of word lines is associated with a floating gate memory cell of the first block of floating-gate memory cells.

Regarding claims 64 and 65, Wang in view of Wang et al. does not disclose the memory device being used in an electronic system comprising a processor. However, it is well known that an electronic system, for example, a computer comprises a processor, a memory device and a plurality of data lines coupled between the array of

memory cells and the processor. It would have been obvious to form the memory device of Wang and Wang et al. as a part of the computer for the advantages that Wang and Wang et al. provide.

Claim 43 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wang (USPN 6,091,101).

Wang as described above does not disclose the well region 105 having the first conductivity type of n-type and the interposing well region 103 having the second conductivity type of p-type in a semiconductor substrate 101 of n-type. However, reversing the conductivity types of the impurity regions of Wang would have been an obvious modification since it has been held that a mere reversal of the essential working parts of a device involves only routine skill in the art. In re Einstein, 8 USPQ 167. Furthermore, it appears that the structure would perform equally well with the impurity regions having the same conductivity types or opposite conductivity types as those disclosed by Wang. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form structure comprising doped regions wherein the first conductive type is n-type and the second conductive type is p-type to make transistor device usable in applications in which P-channel transistors may be preferred.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thien Tran whose telephone number is (703) 308-4108. The examiner can normally be reached on 8:30AM - 5:00PM Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (703) 308-2772. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9318 for regular communications and (703) 872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

tt
August 8, 2003



Thien Tran
Patent Examiner
Technology Center 2800